

Tech & Teach

Digital Chip Design Program

Design RTL

names:

Shaher Alharbi

Suliman w Alrumaikani

Abdullah AlJumah

Tech & Teach

Task :05

2026\07\07

Task topic:

Combinational Datapath Design

Version 1.0

Task: 1.1.1


```

module Week2 (
    input      En,
    input [1:0] w,
    output reg [3:0] y
);

always @(*) begin
    if (!En) begin
        y = 4'b0000;
    end
    else begin
        case (w)
            2'b00: y = 4'b0001;
            2'b01: y = 4'b0010;
            2'b10: y = 4'b0100;
            2'b11: y = 4'b1000;
            default: y = 4'b0000;
        endcase
    end
end

endmodule


```



Task: 1.1.2

```
1 module decoder_1to2 (  
2     input  logic w,  
3     input  logic en,  
4     output logic [1:0] y  
5 );  
6     assign y[0] = en & ~w;  
7     assign y[1] = en & w;  
8 endmodule
```

```
1 module decoder_2to4 (  
2     input logic [1:0] w,  
3     input logic en,  
4     output logic [3:0] y  
5 );  
6     assign y[0] = en & (w == 2'b00);  
7     assign y[1] = en & (w == 2'b01);  
8     assign y[2] = en & (w == 2'b10);  
9     assign y[3] = en & (w == 2'b11);  
10 endmodule
```



1.1.3

```

1  `timescale 1ns / 1ps
2  module Week2_Tasks1_1_3;
3      logic [3:0] w;
4      logic En;
5      top_circuit uut (
6          .w0(w[0]),
7          .w1(w[1]),
8          .w2(w[2]),
9          .w3(w[3]),
10         .En(En)
11     );
12     initial begin
13         En = 0;
14         w = 4'b0000;
15         #10;
16         En = 1;
17         #10;
18         w = 1; #10;
19         w = 2; #10;
20         w = 3; #10;
21         w = 4; #10;
22         w = 5; #10;
23         w = 6; #10;
24         w = 7; #10;
25         w = 8; #10;
26         w = 9; #10;
27     end
28 endmodule


```



Tech & Teach



Task: 1.2




1.2.2


```

1 module HalfAdder(
2     input logic A,
3     input logic B,
4     output logic S,
5     output logic Cout
6 );
7
8 assign S = A ^ B;
9 assign Cout = A & B;
10
11 endmodule


```




1.2.3



1.2.4



1.2.5




1.3

```

1  module ALU(
2      input logic [3:0] a,b,
3      input logic [2:0] s,
4      output logic [3:0] f
5  );
6
7      always_comb begin
8          case (s)
9              0 : f = 4'b0000;
10             1 : f = b - a;
11             2 : f = a - b;
12             3 : f = a + b;
13             4 : f = a ^ b;
14             5 : f = a | b;
15             6 : f = a & b;
16             7 : f = 4'b1111;
17             default : f = 4'bxxxx;
18         endcase
19     end
20 endmodule
21

```




```

1  `timescale 1ns / 1ps
2
3  module ALU_tb();
4      logic [3:0] a,b;
5      logic [2:0] s;
6      logic [3:0] f;
7
8
9      ALU dut(
10         .a(a),
11         .b(b),
12         .s(s),
13         .f(f)
14     );
15
16     initial begin
17         a = 4'b1111;
18         b = 4'b1010;
19         s = 0 ;
20
21     for(int i = 0 ; i < 8 ; i++)
22         #30 s = i;
23     end
24 endmodule

```

Name	Value	50 ns100 ns150 ns200 ns250 ns															
> a[3:0]	f	f															
> b[3:0]	a	a															
> s[2:0]	0	0	1	2	3	4	5	6	7								
> f[3:0]	0	0	b	5	9	5	f	a	f								

Work distribution

Section	shaher	Suliman	Abdullah
Report	✓		
Task 1.1			✓
Task 1.2	✓		
Task 1.3		✓	

Tech & Teach